Polyhedral parallelization of binary code
نویسندگان
چکیده
منابع مشابه
Transparent Parallelization of Binary Code
This paper describes a system that applies automatic parallelization techniques to binary code. The system works by raising raw executable code to an intermediate representation that exhibits all memory accesses and relevant register definitions, but outlines detailed computations that are not relevant for parallelization. It then uses an off-the-shelf polyhedral parallelizer, first applying ap...
متن کاملDynamic and Speculative Polyhedral Parallelization of Loop Nests Using Binary Code Patterns
Speculative parallelization is a classic strategy for automatically parallelizing codes that cannot be handled at compile-time due to the use of dynamic data and control structures. Another motivation of being speculative is to adapt the code to the current execution context, by selecting at run-time an efficient parallel schedule. However, since this parallelization scheme requires on-the-fly ...
متن کاملAutomatic Distributed-Memory Parallelization and Code Generation using the Polyhedral Framework
Compiling for distributed-memory parallel architectures is considered very challenging. In spite of the large amount of work done to address this problem, no practical and efficient solution currently exists. We present new techniques for compilation of regular sequential programs for distributed-memory parallel architectures – typically, a cluster of multicores interconnected with a high perfo...
متن کاملPolyhedral Loop Parallelization: The Fine Grain
A safe basis for automatic loop parallelization is the polyhedron model which represents the iteration domain of a loop nest as a polyhedron in Zn. However, turning the parallel loop program in the model to efficient code meets with several obstacles, due to which performance may deteriorate seriously – especially on distributed memory architectures. We introduce a fine-grained model of the com...
متن کاملDynamic Binary Parallelization
A large and important base of existing software is being left behind by emerging microprocessor architectures. Recently, fundamental issues in microprocessor technologies have led designers to increase the number of cores on a chip instead of increasing its single-threaded performance. Many-core designs with 4 to 8 cores are ubiquitous, and trends suggest that core counts will continue to grow ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Architecture and Code Optimization
سال: 2012
ISSN: 1544-3566,1544-3973
DOI: 10.1145/2086696.2086718